DESIGN WORKFLOW IMPROVEMENTS USING STRUCTURAL MATCHING FOR FAST RE-SYNTHESIS OF ELECTRONIC CIRCUITS

UC Santa Cruz researchers have developed SMatch, a method that uses an incremental FPGA flow to skip placement and routing for matching blocks. This method significantly shortens runtime while maintaining QoR by reducing the overall number of LUTs need…

UC Santa Cruz researchers have developed SMatch, a method that uses an incremental FPGA flow to skip placement and routing for matching blocks. This method significantly shortens runtime while maintaining QoR by reducing the overall number of LUTs needed to be placed and routed. SMatch is generally 20x faster than other incremental commercial FPGA flows and is able to deliver many of the changes set by the Anubis benchmark suite in under the 30s.

SMatch

Abstract:

Electronic circuits are growing in complexity every year. Existing workflows that optimize the design and placement of circuit components are laborious and time-consuming though. Incremental design changes that target device optimization can take many hours to render. Streamlined design workflows that are both fast and able to optimize performance are needed to keep pace with these device improvements. A UC Santa Cruz researcher has developed a new technique, SMatch, to shorten design workflow times with minimal QoR impact.

Website:

https://techtransfer.universityofcalifornia.edu/NCD/32773.html?utm_source=AUTMGTP&utm_medium=webpage&utm_term=ncdid_32773&utm_campaign=TechWebsites

Advantages:

  • 16 to 20x faster synthesis, placement, and routing than current state-of-the-art flow, LiveSynth
  • Comparable QoR

Potential Applications:

  • Electronic design automation workflow for commercial use

Contact Information:

Name: Jeff Jackson

Email: jjackso6@ucsc.edu

Phone: (831) 459-3976